



# Building Computers from Digital Circuits


CS 217

1




## Computer Architecture

- Simplified computer architecture




2

# SPARC Architecture



Paul Fig 1.5 3

# Toy Architecture (from CS126)




4

## Circuit components



 AND gate  $x \& y$


 OR gate  $x | y$

 NOT gate  $\sim x$


 D Flipflop

 Wire

 Wires crossing


 Wire connection

How do you build a computer out of these components?

  $n$  wires in parallel


5

## SPARC Architecture



Paul Fig 1.5 6

# SPARC Architecture




Paul Fig 1.5 7

# Arithmetic Logic Unit (ALU)




- Perform arithmetic operations
  - Boolean operations
  - Adding
  - etc.




Tannenbaum Fig 4-4 8

# 1-Bit Arithmetic Logic Unit



Tannenbaum Fig 3-20 9

# SPARC Architecture




Paul Fig 1.5 10

# Shifter



- Shift bits to right or left




Tannenbaum Fig 4-4 11

# 1-Bit Shifter




- Shift bits one spot to right or left



Tannenbaum Fig 3-17 12

# SPARC Architecture




Paul Fig 1.5 13

# Register File




- Bank of registers connected to data buses




Tannenbaum Fig 4-8 14

# 8-Bit Register



Tannenbaum Fig 4-2 15

# 8-Bit Register



Tannenbaum Fig 4-2 16




## Storage Hierarchy



- Registers  
32-128, 1-5ns access time (CPU cycle time)
- Cache  
1KB – 4MB, 20-100ns (multiple levels)
- Memory  
64MB – 2GB, 200ns
- Disk  
1GB – 100GB, 10ms
- Long-term Storage  
1TB, 1-10s

17

## SPARC Architecture




Paul Fig 1.5 18

# Memory






- Just string flip flops together?





Tannenbaum Fig 4-2 19

# Addressable Memory






# Demultiplexer




# Multiplexer



Any/all of these output are set




Tannenbaum Fig 3-12 25



Tannenbaum Fig 3-28

# SPARC Architecture




Paul Fig 1.5 27

# Design



- Possible strategies
  - Bottom-up
  - Top-down



## Summary



- Gates -> Computer
  - Components
  - Abstraction
  - Design
- Next time
  - Instruction set
  - Instruction processing