



Digital Circuits

CS 217

1



Course Outline

- First four weeks
 - C programming
- Second four weeks
 - Machine architecture
- Third four weeks
 - Unix operating system

2


1



Levels of Abstraction

- We have been looking at programming at high level
 - Abstractions provided by C

- Let's now look under the hood
 - How does C program actually execute?
 - Start from bottom (device hardware) and work our way up




3



Analog circuits

- Components: resistors, inductors, capacitors, transistors ...
- Voltage, current are continuous functions of time
 - and of d/dt of current, voltage...
- Build: amplifiers, radios ...
- Typical device characteristic:




4

Digital circuits



- Components: transistors, transistors, transistors ...
 - (and the occasional capacitor)
- Pick two voltages of interest: “ V_{CC} ” and “Ground”
- Build: clocks, adders, computers, computers, computers...
 - “computers” includes: cell phone, Nintendo, cash register, ...
- Typical device characteristic:




5

Digital Circuits




- Wires, voltage, resistors, ground, etc.



6

Digital Circuits




| V_1 | V_2 | V_{out} |
|----------|----------|-----------|
| 0 | 0 | V_{cc} |
| 0 | V_{cc} | V_{cc} |
| V_{cc} | 0 | V_{cc} |
| V_{cc} | V_{cc} | 0 |

This is a NAND gate!

7

Digital Circuits



| V_1 | V_2 | V_{out} |
|----------|----------|-----------|
| 0 | 0 | V_{cc} |
| 0 | V_{cc} | 0 |
| V_{cc} | 0 | 0 |
| V_{cc} | V_{cc} | 0 |

This is a NOR gate!

8


Gates



NAND gate

| x | y | $x \& y$ |
|---|---|----------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

also written: \overline{xy}



NOR gate

| x | y | $x \mid y$ |
|---|---|------------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

also written: $\overline{x+y}$



NOT gate

| x | $\sim x$ |
|---|----------|
| 0 | 1 |
| 1 | 0 |

also written: \overline{x} , $\neg x$

9


Gates



AND gate

| x | y | $x \& y$ |
|---|---|----------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

also written: xy



OR gate

| x | y | $x \mid y$ |
|---|---|------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |


also written: $x+y$

10

Circuits



- Build higher-level boolean logic out of gates



| x | y | z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



XOR gate

$$x \text{ XOR } y = (x+y) \& \neg(x\&y)$$



wires crossing
(not connected)



wire junction
(connection)


11

Adder (for 1-bit binary numbers)



| x | y | add(x,y) |
|---|---|----------|
| 0 | 0 | 0 0 |
| 0 | 1 | 0 1 |
| 1 | 0 | 0 1 |
| 1 | 1 | 1 0 |

carry sum



$$\text{sum} = x \text{ XOR } y$$

$$\text{carry} = x \& y$$

12




N-bit binary adder

$$\begin{array}{r} x_3 \ x_2 \ x_1 \ x_0 \\ + \ y_3 \ y_2 \ y_1 \ y_0 \\ \hline z_4 \ z_3 \ z_2 \ z_1 \ z_0 \end{array}$$

$$\text{sum}_i = x_i \text{ XOR } y_i \text{ XOR carry}_{i-1}$$

$$\text{carry}_i = (x_i \& y_i) + ((x_i \text{ XOR } y_i) \& \text{carry}_{i-1})$$



13




N-bit binary adder

$$\begin{array}{r} x_3 \ x_2 \ x_1 \ x_0 \\ + \ y_3 \ y_2 \ y_1 \ y_0 \\ \hline z_4 \ z_3 \ z_2 \ z_1 \ z_0 \end{array}$$

$$\begin{array}{r} 0 \ 1 \ 1 \ 0 \\ + \ 0 \ 0 \ 1 \ 1 \\ \hline 0 \ 1 \ 0 \ 0 \ 1 \end{array}$$

$$\begin{array}{r} 6 \\ + 3 \\ \hline 9 \end{array}$$




14

“Seat of the pants” design



- You just saw it!
- Can be inefficient:



15

Systematic design



1. State purpose of circuit in words
2. Make truth tables
3. Identify “true” rows
4. Construct sum-of-products expression
5. Construct circuit

16

Systematic design of adder



1. State purpose of circuit in words
 - Inputs: carry-in, x, y
 - Outputs: z (if odd number of inputs are 1), carry-out (if at least two inputs are 1)
2. Make truth tables

| <i>Inputs</i> | <i>Outputs</i> |
|----------------|----------------|
| <i>cin</i> x y | z cout |
| 0 0 0 | 0 0 |
| 0 0 1 | 1 0 |
| 0 1 0 | 1 0 |
| 0 1 1 | 0 1 |
| 1 0 0 | 1 0 |
| 1 0 1 | 0 1 |
| 1 1 0 | 0 1 |
| 1 1 1 | 1 1 |

17

Systematic design of adder



3. Identify “true” rows

| <i>cin</i> x y | z |
|----------------|---|
| 0 0 0 | 0 |
| 0 0 1 | 1 |
| 0 1 0 | 1 |
| 0 1 1 | 0 |
| 1 0 0 | 1 |
| 1 0 1 | 0 |
| 1 1 0 | 0 |
| 1 1 1 | 1 |

| <i>cin</i> x y | cout |
|----------------|------|
| 0 0 0 | 0 |
| 0 0 1 | 0 |
| 0 1 0 | 0 |
| 0 1 1 | 1 |
| 1 0 0 | 0 |
| 1 0 1 | 1 |
| 1 1 0 | 1 |
| 1 1 1 | 1 |

4. Construct sum-of-products expression (for each output)

$$z = \overline{\text{cin}} \bar{x} y + \overline{\text{cin}} x \bar{y} + \text{cin} \bar{x} \bar{y} + \text{cin} x y$$

$$\text{cout} = \overline{\text{cin}} x y + \text{cin} \bar{x} y + \text{cin} x \bar{y} + \text{cin} x y$$

18


Systematic design of adder



5. Construct circuit

| cin | x | y | z |
|------------|----------|----------|----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

$$z = \overline{\text{cin}} \overline{x} y + \overline{\text{cin}} x \overline{y} + \text{cin} \overline{x} \overline{y} + \text{cin} x y$$




19

Sum-of-products circuit



| cin | x | y | z |
|------------|----------|----------|----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

$$z = \overline{\text{cin}} \overline{x} y + \overline{\text{cin}} x \overline{y} + \text{cin} \overline{x} \overline{y} + \text{cin} x y$$



20

Finishing the adder




| cin | x | y | z |
|-----|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

| cin | x | y | cout |
|-----|---|---|------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

$$z = \overline{\text{cin}} \overline{x} y + \overline{\text{cin}} x \overline{y} + \text{cin} \overline{x} \overline{y} + \text{cin} x y$$

$$\text{cout} = \overline{\text{cin}} x y + \text{cin} \overline{x} y + \text{cin} x \overline{y} + \text{cin} x y$$



21

Duplicate terms, duplicate gates




| cin | x | y | z |
|-----|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

| cin | x | y | cout |
|-----|---|---|------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

$$z = \overline{\text{cin}} \overline{x} y + \overline{\text{cin}} x \overline{y} + \text{cin} \overline{x} \overline{y} + \boxed{\text{cin} x y}$$

$$\text{cout} = \overline{\text{cin}} x y + \text{cin} \overline{x} y + \text{cin} x \overline{y} + \boxed{\text{cin} x y}$$



22

Duplicate terms, duplicate gates




| cin | x | y | z |
|-----|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

$$z = \overline{\text{cin}} \overline{x} y + \overline{\text{cin}} x \overline{y} + \text{cin} \overline{x} \overline{y} + \text{cin} x y$$

cout = $\overline{\text{cin}} x y + \text{cin} \overline{x} y + \text{cin} x \overline{y} + \text{cin} x y$

| cin | x | y | cout |
|-----|---|---|------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



23

Metrics



- With N inputs, M outputs in truth table (and in circuit)
- 2^N rows in table
- Each AND gate has N inputs
- At most 2^N AND gates total
- M OR gates
- Each OR gate has at most 2^N inputs

| N Inputs | M Outputs |
|-----------------|------------------|
| cin | z |
| x | cout |
| y | |
| 0 0 0 | 0 0 |
| 0 0 1 | 1 0 |
| 0 1 0 | 1 0 |
| 0 1 1 | 0 1 |
| 1 0 0 | 1 0 |
| 1 0 1 | 0 1 |
| 1 1 0 | 0 1 |
| 1 1 1 | 1 1 |

2^N rows

24

Advanced stuff





$$\text{cout} = \overline{\text{cin}} \times y + \text{cin} \times \bar{y} + \text{cin} \times \bar{x} + \text{cin} \times x$$

cin x y cout

| | | | |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

$$\text{cout} = x y + \text{cin} y + \text{cin} x$$

Sometimes you can get by with fewer AND gates




To learn how, take ELE 206!

25

Circuit analysis



- What does this circuit do?
(pretend you haven't seen it already)




26



Circuit analysis

1. Draw the truth table by “simulating” gates

| c1 | x | y | z | c2 |
|----|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 |




27

Circuit analysis

1. Draw the truth table by “simulating” gates

| c1 | x | y | z | c2 |
|----|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |




28



Circuit analysis

1. Draw the truth table by “simulating” gates

| c1 | x | y | z | c2 |
|----|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |




29

Circuit analysis

1. Draw the truth table by “simulating” gates

| c1 | x | y | z | c2 |
|----|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |




30

Circuit analysis



1. Draw the truth table

| c1 | x | y | z | c2 |
|----|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



31

Circuit analysis



2. Say in words what the truth table does

| c1 | x | y | z | c2 |
|----|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

z is 1 if an odd number of inputs are 1

c2 is 1 if at least two inputs are 1

32

Circuit analysis



3. Apply a flash of insight

| c1 | x | y | z | c2 |
|----|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

z is 1 if an odd number of inputs are 1

c2 is 1 if at least two inputs are 1


Aha! It's one bit-slice of an adder!

33

Summary



- Digital Circuits
 - Boolean logic
 - Combinatorial circuits
- Next lectures
 - Sequential circuits
 - Building a computer



34