

Princeton University

COS 217: Introduction to Programming Systems

A Subset of SPARC Assembly Language for the Assembler Assignment

Abbreviations Used in Instruction Formats	
rs1	Source register 1.
rs2	Source register 2.
rd	Destination register.
constX	Constant that fits into X bits, expressed in decimal.
labelX	Label that the assembler (and linker) evaluates to a constX instruction displacement.

Abbreviations Used in Instruction Descriptions	
r[X]	The contents of register X. The instruction descriptions view r as an array of ints.
mem[X]	The contents of memory at location X. The instruction descriptions view mem as an array of chars.
constX	Constant that fits into X bits.
Z	Zero condition code. The instruction descriptions view Z as an int whose value is either 0 (FALSE) or 1 (TRUE).
N	Negative condition code. The instruction descriptions view N as an int whose value is either 0 (FALSE) or 1 (TRUE).
V	oVerflow condition code. The instruction descriptions view V as an int whose value is either 0 (FALSE) or 1 (TRUE).
C	Carry condition code. The instruction descriptions view C as an int whose value is either 0 (FALSE) or 1 (TRUE).

Load and Store Mnemonics (Format 3)	
ldub [rs1],rd ldub [rs1+rs2],rd ldub [rs1+const13],rd ldub [rs1-const13],rd ldub [const13+rs1],rd ldub [const13],rd	Load unsigned byte r[rd] = (unsigned int)mem[r[rs1]]; r[rd] = (unsigned int)mem[r[rs1] + r[rs2]]; r[rd] = (unsigned int)mem[r[rs1] + const13]; r[rd] = (unsigned int)mem[r[rs1] - const13]; r[rd] = (unsigned int)mem[r[rs1] + const13]; r[rd] = (unsigned int)mem[const13];
ldsb [rs1],rd ldsb [rs1+rs2],rd ldsb [rs1+const13],rd ldsb [rs1-const13],rd ldsb [const13+rs1],rd ldsb [const13],rd	Load signed byte r[rd] = (int)mem[r[rs1]]; r[rd] = (int)mem[r[rs1] + r[rs2]]; r[rd] = (int)mem[r[rs1] + const13]; r[rd] = (int)mem[r[rs1] - const13]; r[rd] = (int)mem[r[rs1] + const13]; r[rd] = (int)mem[const13];
lduh [rs1],rd lduh [rs1+rs2],rd lduh [rs1+const13],rd lduh [rs1-const13],rd lduh [const13+rs1],rd lduh [const13],rd	Load unsigned halfword r[rd] = *(unsigned short*)(mem + r[rs1]); r[rd] = *(unsigned short*)(mem + r[rs1] + r[rs2]); r[rd] = *(unsigned short*)(mem + r[rs1] + const13); r[rd] = *(unsigned short*)(mem + r[rs1] - const13); r[rd] = *(unsigned short*)(mem + r[rs1] + const13); r[rd] = *(unsigned short*)(mem + const13);
ldsh [rs1],rd ldsh [rs1+rs2],rd ldsh [rs1+const13],rd ldsh [rs1-const13],rd ldsh [const13+rs1],rd ldsh [const13],rd	Load signed halfword r[rd] = *(short*)(mem + r[rs1]); r[rd] = *(short*)(mem + r[rs1] + r[rs2]); r[rd] = *(short*)(mem + r[rs1] + const13); r[rd] = *(short*)(mem + r[rs1] - const13); r[rd] = *(short*)(mem + r[rs1] + const13); r[rd] = *(short*)(mem + const13);

ld [rs1],rd ld [rs1+rs2],rd ld [rs1+const13],rd ld [rs1-const13],rd ld [const13+rs1],rd ld [const13],rd	Load word r[rd] = *(int*)(mem + r[rs1]); r[rd] = *(int*)(mem + r[rs1] + r[rs2]); r[rd] = *(int*)(mem + r[rs1] + const13); r[rd] = *(int*)(mem + r[rs1] - const13); r[rd] = *(int*)(mem + r[rs1] + const13); r[rd] = *(int*)(mem + const13);
stb rd,[rs1] stb rd,[rs1+rs2] stb rd,[rs1+const13] stb rd,[rs1-const13] stb rd,[const13+rs1] stb rd,[const13]	Store byte mem[r[rs1]] = r[rd]; mem[r[rs1] + r[rs2]] = r[rd]; mem[r[rs1] + const13] = r[rd]; mem[r[rs1] - const13] = r[rd]; mem[r[rs1] + const13] = r[rd]; mem[const13] = r[rd];
sth rd,[rs1] sth rd,[rs1+rs2] sth rd,[rs1+const13] sth rd,[rs1-const13] sth rd,[const13+rs1] sth rd,[const13]	Store halfword *(short*)(mem + r[rs1]) = r[rd]; *(short*)(mem + r[rs1] + r[rs2]) = r[rd]; *(short*)(mem + r[rs1] + const13) = r[rd]; *(short*)(mem + r[rs1] - const13) = r[rd]; *(short*)(mem + r[rs1] + const13) = r[rd]; *(short*)(mem + const13) = r[rd];
st rd,[rs1] st rd,[rs1+rs2] st rd,[rs1+const13] st rd,[rs1-const13] st rd,[const13+rs1] st rd,[const13]	Store word *(int*)(mem + r[rs1]) = r[rd]; *(int*)(mem + r[rs1] + r[rs2]) = r[rd]; *(int*)(mem + r[rs1] + const13) = r[rd]; *(int*)(mem + r[rs1] - const13) = r[rd]; *(int*)(mem + r[rs1] + const13) = r[rd]; *(int*)(mem + const13) = r[rd];

Shift Mnemonics (Format 3)

sll rs1,rs2,rd sll rs1,const13,rd	Shift left logical r[rd] = r[rs1] << r[rs2]; r[rd] = r[rs1] << const13;
srl rs1,rs2,rd srl rs1,const13,rd	Shift right logical r[rd] = (unsigned int)r[rs1] >> r[rs2]; r[rd] = (unsigned int)r[rs1] >> const13;
sra rs1,rs2,rd sra rs1,const13,rd	Shift right arithmetic r[rd] = r[rs1] >> r[rs2]; r[rd] = r[rs1] >> const13;

Arithmetic Mnemonics (Format 3)

add rs1,rs2,rd add rs1,const13,rd	Add r[rd] = r[rs1] + r[rs2]; r[rd] = r[rs1] + const13;
addcc rs1,rs2,rd addcc rs1,const13,rd	Add, and set condition codes r[rd] = r[rs1] + r[rs2]; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & r[rs2]<0 & r[rd]>0) (r[rs1]>0 & r[rs2]>0 & r[rd]<0); C = (r[rs1]<0 & r[rs2]<0) (r[rd]>0 & (r[rs1]<0 r[rs2]<0)); r[rd] = r[rs1] + const13; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & const13<0 & r[rd]>0) (r[rs1]>0 & const13>0 & r[rd]<0); C = (r[rs1]<0 & const13<0) (r[rd]>0 & (r[rs1]<0 const13<0));
sub rs1,rs2,rd sub rs1,const13,rd	Subtract r[rd] = r[rs1] - r[rs2]; r[rd] = r[rs1] - const13;
subcc rs1,rs2,rd subcc rs,const13,rd	Subtract, and set condition codes r[rd] = r[rs1] - r[rs2]; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & r[rs2]>0 & r[rd]>0) (r[rs1]>0 & r[rs2]<0 & r[rd]<0); C = (r[rs1]>0 & r[rs2]<0) (r[rd]<0 & (r[rs1]>0 r[rs2]<0)); r[rd] = r[rs1] - const13; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & const13>0 & r[rd]>0) (r[rs1]>0 & const13<0 & r[rd]<0); C = (r[rs1]>0 & const13<0) (r[rd]<0 & (r[rs1]>0 const13<0));

neg rs2,rd neg rd	Negate Synthetic instruction for: sub %g0, rs2, rd Synthetic instruction for: sub %g0, rd, rd
inc rd inc const13,rd	Increment Synthetic instruction for: add rd, 1, rd Synthetic instruction for: add rd, const13, rd
dec rd dec const13,rd	Decrement Synthetic instruction for: sub rd, 1, rd Synthetic instruction for: sub rd, const13, rd
cmp rs,rs2 cmp rs,const13	Compare Synthetic instruction for: subcc rs, rs2, %g0 Synthetic instruction for: subcc rs, const13, %g0

Logical Mnemonics (Format 3)

and rs1,rs2,rd and rs1,const13,rd	And r[rd] = r[rs1] & r[rs2] r[rd] = r[rs1] & const13
andcc rs1,rs2,rd andcc rs1,const13,rd	And, and set condition codes r[rd] = r[rs1] & r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0; r[rd] = r[rs1] & const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;
or rs1,rs2,rd or rs1,const13,rd	Or r[rd] = r[rs1] r[rs2] r[rd] = r[rs1] const13
orcc rs1,rs2,rd orcc rs1,const13,rd	Or, and set condition codes r[rd] = r[rs1] r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0; r[rd] = r[rs1] const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;
xor rs1,rs2,rd xor rs1,const13,rd	Exclusive or r[rd] = r[rs1] ^ r[rs2]; r[rd] = r[rs1] ^ const13;
xorcc rs1,rs2,rd xorcc rs1,const13,rd	Exclusive or, and set condition codes r[rd] = r[rs1] ^ r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0; r[rd] = r[rs1] ^ const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;
xnor rs1,rs2,rd xnor rs1,const13,rd	Exclusive nor r[rd] = ~(r[rs1] ^ r[rs2]); r[rd] = ~(r[rs1] ^ const13);
xnorcc rs1,rs2,rd xnorcc rs1,const13,rd	Exclusive nor, and set condition codes r[rd] = ~(r[rs1] ^ r[rs2]); N = r[rd]<0; Z = r[rd]==0; V=0; C=0; r[rd] = ~(r[rs1] ^ const13); N = r[rd]<0; Z = r[rd]==0; V=0; C=0;
clr rd	Clear Synthetic instruction for: or %g0, %g0, rd
mov rs2,rd mov const13,rd	Move Synthetic instruction for: or %g0, rs2, rd Synthetic instruction for: or %g0, const13, rd
not rs1,rd not rd	Not Synthetic instruction for: xnor rs1, %g0, rd Synthetic instruction for: xnor rd, %g0, rd

Integer Branch Mnemonics (Format 2)

Unconditional branching:	
ba{,a} label22	Branch to label always pc = npc; npc = const22 << 2; if (a == 1) { pc = npc; npc += 4; }
Signed number branching:	
be{,a} label22	Branch if equal pc = npc; if (Z) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bne{,a} label22	Branch if not equal pc = npc; if (! Z) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bl{,a} label22	Branch if less than pc = npc; if (N ^ V) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }

ble{,a} label22	Branch if less than or equal to pc = npc; if (Z (N ^ V)) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bge{,a} label22	Branch if greater than or equal to pc = npc; if (!(N ^ V)) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bg{,a} label22	Branch if greater than pc = npc; if (!(Z (N ^ V))) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
Unsigned number branching:	
blu{,a} label22	Branch if less than (unsigned) Synonym for: bcs{,a} label22
bleu{,a} label22	Branch if less than or equal to (unsigned) pc = npc; if (C Z) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bgeu{,a} label22	Branch if greater than or equal to (unsigned) Synonym for: bcc{,a} label22
bgu{,a} label22	Branch if greater than (unsigned) pc = npc; if (!(C Z)) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }

Control Mnemonics (Format 3)

jmp1 rs1,rd jmp1 rs1+rs2,rd jmp1 rs1+const13,rd jmp1 rs1-const13,rd jmp1 const13+rs1,rd jmp1 const13,rd	Jump and link r[rd] = pc; pc = npc; npc = r[rs1]; r[rd] = pc; pc = npc; npc = r[rs1] + r[rs2]; r[rd] = pc; pc = npc; npc = r[rs1] + const13; r[rd] = pc; pc = npc; npc = r[rs1] - const13; r[rd] = pc; pc = npc; npc = r[rs1] + const13; r[rd] = pc; pc = npc; npc = const13;
call rs1	Call indirect Synthetic instruction for: jmp1 rs1, %o7
ret	Return from subroutine Synthetic instruction for: jmp1 %i7 + 8, %g0
retl	Return from leaf subroutine Synthetic instruction for: jmp1 %o7 + 8, %g0
save rs1,rs2,rd save rs1,const13,rd	Save register window and add temp = r[rs1] + r[rs2]; save the register window r[rd] = temp; temp = r[rs1] + const13; (save the register window) r[rd] = temp;
restore rs1,rs2,rd restore rs1,const13,rd	Restore register window and add temp = r[rs1] + r[rs2]; (restore the register window) r[rd] = temp; temp = r[rs1] + r[rs2]; (restore the register window) r[rd] = temp;
restore	Restore register window and add Synthetic instruction for: restore %g0, %g0, %g0

Control Mnemonics (Format 2)

nop	No operation
sethi const22,rd	Set high-order bits r[rd] = const22 << 10;
set label30,rd	Set Synthetic instruction for: sethi %hi(label30), rd or rd, %lo(label30), rd

Control Mnemonics (Format 1)

<code>call label30</code>	Call <code>r[o7] = pc; pc = npc; npc = pc + const30</code>
---------------------------	--

Assembler Directives

<code>label:</code>	Record the fact that label marks the current location within the current section
<code>.section ".sectionname"</code>	Make the sectionname section the current section, where sectionname is either data, bss, or text
<code>.skip n</code>	Skip n bytes of memory in the current section
<code>.align n</code>	Increase the current section's location counter so it is evenly divisible by n
<code>.byte bytevalue1, bytevalue2, ...</code>	Allocate memory containing bytevalue1, bytevalue2, ... in the current section
<code>.half halfvalue1, halfvalue2, ...</code>	Allocate memory containing halfvalue1, halfvalue2, ... in the current section
<code>.word wordvalue1, wordvalue2, ...</code>	Allocate memory containing wordvalue1, wordvalue2, ... in the current section
<code>.ascii "string1", "string2", ...</code>	Allocate memory containing the characters from string1, string2, ... in the current section
<code>.asciz "string1", "string2", ...</code>	Allocate memory containing string1, string2, ..., where each string is NULL terminated, in the current section
<code>.global label1, label2, ...</code>	Mark label1, label2, ... so they are available to the linker

Copyright © 2003 by Robert M. Dondero, Jr.