



SPARC Instruction Set

CS 217




Load Instructions

- Move data from memory to a register


◦ $ld \begin{bmatrix} u \\ s \end{bmatrix} \begin{bmatrix} b \\ d \end{bmatrix} \{a\} [address], reg$

- Examples:

- `ld [%i1],%g2`
- `ldud [%i1+%i2],%g3`



OR



31 29 24 18 13 12 4



Load Instructions

- Move data from memory to a register

◦ ld $\begin{bmatrix} u \\ s \end{bmatrix} \begin{bmatrix} b \\ h \\ d \end{bmatrix} \{a\} [address], reg$

- Details

- fetched byte/halfword is right-justified
- leftmost bits are zero-filled or sign-extended
- double-word loaded into register pair; most significant word in *reg* (must be even); least significant in *reg+1*
- address must be appropriately aligned




Store Instructions

- Move data from a register to memory


◦ st $\begin{bmatrix} b \\ h \\ d \end{bmatrix} \{a\} reg, [address]$

- Examples:

- `st %g1, [%o2]`
- `stb %g1, [%o2+o3]`



OR



31 29 24 18 13 12 4

Store Instructions



- Move data from a register to memory

◦ $st \begin{bmatrix} b \\ h \\ d \end{bmatrix} \{a\} \text{ reg}, [address]$

- Details

- rightmost bits of byte/halfword are stored
- leftmost bits of byte/halfword are ignored
- *reg* must be even when storing double words

Arithmetic Instructions



- Arithmetic operations on data in registers


- $add\{x\}\{cc\} \text{ src1}, \text{src2}, \text{dst}$ $dst = src1 + src2$
- $sub\{x\}\{cc\} \text{ src1}, \text{src2}, \text{dst}$ $dst = src1 - src2$

- Examples:


- `add %o1,%o2,%g3`
- `sub %i1,2,%g3`

- Details

- *src1* and *dst* must be registers
- *src2* may be a register or a signed 13-bit immediate



OR




31 29 24 18 13 12 4

Bitwise Logical Instructions



- Logical operations on data in registers
 - `and{cc} src1, src2, dst` $dst = src1 \& src2$
 - `andn{cc} src1, src2, dst` $dst = src1 \& \sim src2$
 - `or{cc} src1, src2, dst` $dst = src1 | src2$
 - `orn{cc} src1, src2, dst` $dst = src1 | \sim src2$
 - `xor{cc} src1, src2, dst` $dst = src1 \wedge src2$
 - `xnor{cc} src1, src2, dst` $dst = src1 \wedge \sim src2$




Shift Instructions



- Shift bits of data in registers
 - $s \begin{bmatrix} 1 \\ r \end{bmatrix} \begin{bmatrix} 1 \\ a \end{bmatrix} src1, \begin{bmatrix} src2 \\ 0..31 \end{bmatrix}, dst$
 - sll: $dst = src1 \ll src2;$
 - slr: $dst = src1 \gg src2;$

- Details
 - do not modify condition codes
 - sll and srl fill with 0, sra fills with sign bit
 - no sla



Floating Point Instructions



- Performed by floating point unit (FPU)
- Use 32 floating point registers: %f0...%f31
- Load and store instructions
 - ld *[address],freg*
 - ldd *[address],freg*
 - st *freg,[address]*
 - std *freg,[address]*
- Other instructions are FPU-specific
 - fmovs,fsqrt,fadd,fsub,fmul,fdiv,...

C Programs




<u>C Code</u>	<u>Assembly code</u>
<code>x = a + 5000;</code>	<code>set a,%i1 (?)</code> <code>ld [%i1],%g1</code>
	<code>set 5000,%i1 (?)</code>
	<code>add %g1,%g2,%g1</code>
	<code>set x,%i1 (?)</code> <code>st %g1,[%i1]</code>

Data Movement



- How do we load a constant (e.g., address) into a register
 - `set value, dst ?`

Instruction format?



Data Movement




- Loading a constant (e.g., address) into a register

```
sethi %hi(value), dst  
or dst, %lo(value), dst
```

- Details
 - if `%hi(value) == 0`, omit `sethi`
 - if `%lo(value) == 0`, omit `or`

sethi instruction format



Data Movement (cont)



- Example: direct addressing

```
set a,%g1      sethi %hi(a),%g1
ld [%g1],%g2   or %lo(a),%g1
               ld [%g1],%g2
```

- Faster alternative

```
sethi%hi(a),%g1
ld [%g1+%lo(a)],%g2
```

Example



C Code

```
x = a + 5000;
```

Assembly code

```
sethi%hi(a),%i1
ld [%i1+%lo(a)],%g1

sethi%hi(5000),%i1
add %i1,%lo(5000),%g2

add %g1,%g2,%g1

sethi%hi(x),%i1
st %g1,[%i1+%lo(x)]
```

Synthetic Instructions



- Implemented by assembler with one or more “real” instructions; also called pseudo-instructions

Synthetic

```
mov src,dst
clr reg
clr [addr]
neg dst
neg src,dst
inc dst
dec dst
```

Real

```
or %g0,src,dst
add %g0,%g0,reg
st %g0,[addr]
sub %g0,dst,dst
sub %g0,src,dst
add dst,1,dst
sub dst,1,dst
```

Example Synthetic Instructions



- Complement
 - `neg reg` `sub %g0,reg, reg`
 - `not reg` `xnor reg,%g0,reg`
- Bit operations
 - `btst bits, reg` `andcc reg, bits, %g0`
 - `bset bits, reg` `or reg, bits, reg`
 - `bclr bits, reg` `andn reg, bits, reg`
 - `btog bits, reg` `xor reg, bits, reg`

Summary



- Assembly language
 - Provides convenient symbolic representation
 - Translated into machine language by assembler
- Instruction set
 - Use scarce resources (instruction bits) as effectively as possible
 - Key to good architecture design