



Sparc Architecture

CS 217



Course Outline

- First four weeks
 - C programming
- Second four weeks
 - Machine architecture
- Third four weeks
 - Unix operating system

Compilation Pipeline



- Compiler (`gcc`): `.c` à `.s`
 - translates high-level language to assembly language
- Assembler (`as`): `.s` à `.o`
 - translates assembly language to machine language
- Archiver (`ar`): `.o` à `.a`
 - collects object files into a single library
- Linker (`ld`): `.o` + `.a` à `a.out`
 - builds an executable file from a collection of object files
- Execution (`exec1p`)
 - loads an executable file into memory and starts it

Example Compilation




- High-level language
`x = a + b;`
- Assembly language
`ld a, %r1`
`ld b, %r2`
`add %r1, %r2, %r3`
`st %r3, x`

Symbolic Representation
- Machine language
`110000100000 ...`

Bit-encoded Representation

Machine Architecture



Storage Hierarchy



- Registers
~128, 1-5ns access time (CPU cycle time)
- Cache
1KB – 4MB, 20-100ns (multiple levels)
- Memory
64MB – 2GB, 200ns
- Disk
1GB – 100GB, 10ms
- Long-term Storage
1TB, 1-10s

Outline



- Instruction execution
- Accessing registers
- Accessing memory
- Instruction formats
- etc.

Instruction Execution




- CPU's control unit executes a program
PC β memory location of first instruction
while (PC \neq last_instr_addr)
 execute(MEM[PC]);
- Multiple phases...
 - fetch: instruction fetch; increment PC
 - decode: interpret instruction format
 - operand fetch: load operands into registers
 - execute: perform instruction opcode
 - store: write results to memory

Instruction Pipelining



- Pipeline



- PC is incremented by 4 at the Fetch stage to retrieve the next instruction

Sparc Registers



- 32 x 32-bit general-purpose registers

`%r0 ... %r31`

- Register map

<code>%g0 ... %g7</code>	<code>%r0 ... %r7</code>	global
<code>%o0 ... %o7</code>	<code>%r8 ... %r15</code>	output
<code>%l0 ... %l7</code>	<code>%r16 ... %r23</code>	local
<code>%i0 ... %i7</code>	<code>%r24 ... %r31</code>	input

- Some registers have dedicated uses

<code>%sp (%r14, %o6)</code>	stack pointer
<code>%fp (%r30, %i6)</code>	frame pointer
<code>%r15</code>	temporary
<code>%r31</code>	return address
<code>%g0 (%r0)</code>	always 0

Sparc Registers (cont)



- Special-purpose registers
 - manipulated by special instructions
- Examples
 - floating point registers (`%f0 ... %f31`)
 - program counter (`PC`)
 - next program counter (`NPC`)
 - integer condition codes (`PSR`)
 - trap base register (`TBR`)
 - window (`WIM`)
 - etc.

Instructions



- Each machine instruction is composed of...
 - opcode: operation to be performed
 - operand: data that is operated upon
- Each machine supports a few formats...
 - opcode*
 - opcode dst*
 - opcode src dst*
 - opcode src1 src2 dst*

Sparc Instruction Set




- Instruction groups
 - integer arithmetic (**add**, **sub**, ...)
 - bit-wise logical (**and**, **or**, **xor**, ...)
 - bit-wise shift (**sll**, **srl**, ...)
 - load/store (**ld**, **st**, ...)
 - integer branch (**be**, **bne**, **bl**, **bg**, ...)
 - Trap (**ta**, **te**, ...)
 - control transfer (**call**, **save**, ...)
 - floating point (**ldf**, **stf**, **fadds**, **fsubs**, ...)
 - floating point branch (**fbe**, **fbne**, **fb1**, **fbg**, ...)

Sparc Instruction Set




- Instruction formats
 - Format 1 (op = 1) -- e.g., call
 - Format 2 (op = 0): -- e.g., branches
 - Format 3 (op = 2 or 3): -- e.g., add



Sparc Instruction Set



- Format 3 (op = 2 or 3):




`add %i1,%i2,%o2`


Sparc Instruction Set



- Format 3 (op = 2 or 3):



OR



`add %i1,360,%o2`

simm13 is a signed constant within +-4096

Example



- Assembly Language

`add %i1,360,%o2`

- Machine language

2	10	0	25	1	360	(decimal)
2	12	0	31	1	550	(octal)


31 29 24 18 13 12

10010100000001100110000101101000


Other Sparc Instructions



- Format 1 (op = 1) -- e.g., `call`




- Format 2 (op = 0) -- e.g., branches



Addressing Memory



- 8-bit byte is the smallest addressable unit
- 32-bit addresses; thus 32-bit address space
- Can load and store doublewords too
- Sparc is big-endian



Addressing Memory



- Two modes to yield effective address
 - add contents of two registers
 - `ld [%o1],%o2` register indirect
 - `st %o1,[%o2+%o3]` register indexed
 - add contents of register and immediate
 - `ld [%o1+10],%o2` base displacement

Upcoming Lectures ...



- Instruction set
- Number systems
- Branching condition codes
- Procedure calls
- Assembler
- Linker
- etc.