
COS 217: Introduction to Programming Systems

From Assembler to Linker



The Build Process





An Example Program



A simple (nonsensical) program, in C and assembly:


```
#include <stdio.h>
int main(void)
{ printf("Type a char: ");
  if (getchar() == 'A')
    printf("Hi\n");
  return 0;
}
```

Let's consider the machine language equivalent...


```
.section .rodata
msg1: .string "Type a char: "
msg2: .string "Hi\n"
   .section .text
   .global main
main:
   sub
       sp, sp, 16
        x30, [sp]
       x0, msg1
   adr
   bl
        printf
        getchar
        w0, 'A'
   cmp
         skip
   bne
        x0, msg2
   bl
        printf
skip:
        w0, 0
   mov
   ldr
        x30, [sp]
   add
         sp, sp, 16
   ret
```

Examining Machine Lang: RODATA



















Run objdump to see instructions

Offsets

Let's examine one line at a time...

sub sp, sp, #0x10



```
msb: bit 31
                                                                                                          lsb: bit 0
$ objdump --disasse
                                            0: d10043ff sub sp, sp, #0x10
detecta.o: file for
                    1101 0001 0000 0000 0100 0011 1111 1111
Disassembly of sect
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
 c: 94000000 bl 0 < printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

sub sp, sp, #0x10



- opcode: subtract immediate
- Instruction width in bit 31: 1 = 64-bit
- Whether to set condition flags in bit 29: no
- Immediate value in bits 10-21: $10000_b = 0x10 = 16$
- First source register in bits 5-9: 31 = sp
- Destination register in bits 0-4: 31 = sp
- Additional information about instruction: none

str x30, [sp]



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
 c: 94000000 bl 0 < printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

str x30, [sp]



msb: bit 31 4: f90003fe str x30, [sp] lsb: bit 0 1111 1001 0000 0000 0000 0011 1111 1110

- opcode: store, register + offset
- Instruction width in bits 30-31: 11 = 64-bit
- Offset value in bits 12-20: 0
- "Source" (really destination) register in bits 5-9: 31 = sp
- "Destination" (really source) register in bits 0-4: 30
- Additional information about instruction: none

adr x0, 0 <main>




```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
 c: 94000000 bl 0 < printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

adr x0, 0 <main>



- opcode: generate address
- 19 High-order bits of relative address in bits 5-23: 0
- 2 Low-order bits of relative address in bits 29-30: 0
- Relative data location is 0 bytes after this instruction
- Destination register in bits 0-4:0
- Huh? That's not where msg1 lives!
 - Assembler knew that msg1 is a label within the RODATA section
 - But assembler didn't know address of RODATA section!
 - So, assembler couldn't generate this instruction completely, left a placeholder, and will request help from the linker





R_AARCH64_ADR_PREL_LO21 .rodata



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 < getchar >
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R AARCH64 ADR PREL LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
         20: R AARCH64 CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

Relocation Record 1



8: R_AARCH64_ADR_PREL_LO21 .rodata

This part is always the same,
it's the name of the machine architecture!

Dear Linker,

Please patch the TEXT section at offset <u>0x8</u>. Patch in a <u>21</u>-bit* signed offset of an address, <u>relative</u> to the <u>PC</u>, as appropriate for the <u>adr</u> instruction format. When you determine the address of <u>.rodata</u>, use that to compute the offset you need to do the patch.

Sincerely, Assembler

* 19 High-order bits of relative address in bits 5-23 2 Low-order bits of relative address in bits 29-30

bl 0 <printf>



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
         20: R_AARCH64_CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe | ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

bl 0 < printf>



- opcode: branch and link
- Relative address in bits 0-25: 0
- Huh? That's not where printf lives!
 - Assembler had to calculate [addr of printf] [addr of this instr]
 - But assembler didn't know address of printf –
 it's off in some library (libc) and isn't present (yet)!
 - So, assembler couldn't generate this instruction completely, left a placeholder, and will request help from the linker

R_AARCH64_CALL26 printf



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R AARCH64 ADR PREL LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
        20: R AARCH64 CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

Relocation Record 2



c: R_AARCH64_CALL26 printf

Dear Linker,

Please patch the TEXT section at offset Oxc. Patch in a 26-bit signed offset relative to the PC, appropriate for the function <u>call</u> (bl) instruction format. When you determine the address of <u>printf</u>, use that to compute the offset you need to do the patch.

Sincerely, Assembler

bl 0 < getchar >



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
        20: R_AARCH64_CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

bl 0 < getchar >



- opcode: branch and link
- Relative address in bits 0-25: 0
- Same situation as before relocation record coming up!

Relocation Record 3



10: R_AARCH64_CALL26 getchar

Dear Linker,

Please patch the TEXT section at offset <u>0x10</u>. Patch in a <u>26</u>-bit signed offset relative to the PC, appropriate for the function <u>call</u> (bl) instruction format. When you determine the address of <u>getchar</u>, use that to compute the offset you need to do the patch.

Sincerely, Assembler

cmp w0, #0x41



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R AARCH64 ADR PREL LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
         20: R_AARCH64_CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe | ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

cmp w0, #0x41



- Recall that cmp is really an assembler alias:
 this is the same instruction as subs wzr, w0, 0x41
- opcode: subtract immediate
- Instruction width in bit 31: 0 = 32-bit
- Whether to set condition flags in bit 29: yes
- Immediate value in bits 10-21: $1000001_b = 0x41 = 'A'$
- First source register in bits 5-9: 0
- Destination register in bits 0-4: 31 = wzr
 - Note that register $\#31\,(11111_b)$ is used to mean either sp or xzr/wzr, depending on the instruction

b.ne 24 <skip>



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R AARCH64 ADR PREL LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
         20: R_AARCH64_CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe | ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

b.ne 24 <skip>



- This instruction is at offset 0x18, and skip is at offset 0x24, which is 0x24 0x18 = 0xc = 12 bytes later
- opcode: conditional branch
- Relative address in bits 5-23: 11_h . Shift left by 2: $1100_h = 12$
- Conditional branch type in bits 0-4: NE
- No need for relocation record!
 - Assembler had to calculate [addr of skip] [addr of this instr]
 - Assembler did know offsets of skip and this instruction
 - So, assembler could generate this instruction completely, and does not need to request help from the linker

R_AARCH64_ADR_PREL_LO21 .rodata+0xe



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R AARCH64 ADR PREL LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
        20: R AARCH64 CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

Relocation Record 4



1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe

Dear Linker,

Please patch the TEXT section at offset Ox1c.

Patch in a 21-bit signed offset of an address, relative to the PC, as appropriate for the adr instruction format. When you determine the address of rodata, add Oxe and use that to compute the offset you need to do the patch.

Sincerely, Assembler

Another printf, with relocation record...



```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
        8: R_AARCH64_ADR_PREL_LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
        10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
        1c: R AARCH64 ADR PREL LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
        20: R_AARCH64_CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

Last Example: Your Turn!



What does this relocation record mean?

20: 94000000 bl 0 <printf>

20: R_AARCH64_CALL26 printf

See context on previous slides with parallel records:

bl printf (#48)
bl getchar (#51)

Dear Linker,

Please patch the TEXT section at offset <u>0x20</u>. Patch in a <u>26</u>-bit signed offset relative to the PC, appropriate for the function <u>call</u> (bl) instruction format. When you determine the address of <u>printf</u>, use that to compute the offset you need to do the patch.

Sincerely, Assembler





```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 < main > :
 0: d10043ff sub sp, sp, #0x10
 4: f90003fe str x30, [sp]
 8: 10000000 adr x0, 0 <main>
         8: R AARCH64 ADR PREL LO21 .rodata
 c: 94000000 bl 0 < printf>
        c: R AARCH64 CALL26 printf
10: 94000000 bl 0 <getchar>
         10: R AARCH64 CALL26 getchar
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
         1c: R AARCH64 ADR PREL LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
         20: R AARCH64 CALL26 printf
000000000000024 < skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

Exercise for you:

using information from these slides, create a bitwise breakdown of these instructions, and convince yourself that the hex values are correct!

From Assembler to Linker



Assembler writes its data structures to .o file

Linker:

- Reads .o file
- Writes executable binary file
- Works in two phases: resolution and relocation

Linker Resolution



Resolution

• Linker resolves references

For our sample program, linker:

- Notes that labels getchar and printf are unresolved
- (with -static) Fetches machine language code for C standard library from libc.a
- Adds that code to TEXT section
- Adds more code (e.g. definition of _start) to TEXT section too
- Adds code to other sections too

Linker Relocation





@impatrickt

Relocation

- Linker relocates code into final combined sections with addresses
- Linker traverses relocation records, patching instructions as specified

Examining Machine Language: RODATA



Link program; run objdump on final exectuable

Addresses, not offsets

RODATA is at 0x400710

Starts with some header info


Real start of RODATA is at 0x400720

"Type a char: " starts at 0x400720

"Hi\n" starts at 0x40072e


Examining Machine Language: TEXT





Examining Machine Language: TEXT





Examining Machine Language: TEXT



```
$ objdump --disassemble --reloc detecta
detecta: file format elf64-littleaarch64
0000000000400650 < main > :
400650: d10043ff sub sp, sp, #0x10
400654: f90003fe str x30, [sp]
400658: 10000640 adr x0, 400720 <msg1>
40065c: 97ffffa1 bl 4004e0 <printf@plt>
400660: 97ffff9c bl 4004d0 <getchar@plt>
400664: 7101041f cmp w0, #0x41
400668: 54000061 b.ne 400674 <skip>
40066c: 50000600 adr x0, 40072e <msg2>
400670: 97ffff9c bl 4004e0 < printf@plt>
0000000000400674 < skip>:
400674: 52800000 mov w0, #0x0
400678: f94003fe ldr x30, [sp]
                                                               No static relocation records!
40067c: 910043ff add sp, sp, #0x10
400680: d65f03c0 ret
                                                                Let's see what the linker
                                                                   did with them...
```

adr x0, 400720 <msg1>



```
$ objdump --disassemble --reloc detecta
detecta: file format elf64-littleaarch64
0000000000400650 < main > :
400650: d10043ff sub sp, sp, #0x10
400654: f90003fe str x30, [sp]
400658: 10000640 adr x0, 400720 <msg1>
40065c: 97ffffa1 bl 4004e0 <printf@plt>
400660: 97ffff9c bl 4004d0 <getchar@plt>
400664: 7101041f cmp w0, #0x41
400668: 54000061 b.ne 400674 <skip>
40066c: 50000600 adr x0, 40072e <msg2>
400670: 97ffff9c bl 4004e0 < printf@plt>
0000000000400674 <skip>:
400674: 52800000 mov w0, #0x0
400678: f94003fe ldr x30, [sp]
40067c: 910043ff add sp, sp, #0x10
400680: d65f03c0 ret
```

adr x0, 400720 <msg1>



- opcode: generate address
- 19 High-order bits of offset in bits 5-23: 110010
- 2 Low-order bits of offset in bits 29-30: 00
- Relative data location is 11001000b = 0xc8 bytes after this instruction
- Destination register in bits 0-4:0
- msg1 is at 0x400720
- this instruction is at 0x400658
- 0x400720 0x400658 = 0xc8

bl 4004e0 <printf@plt>



```
$ objdump --disassemble --reloc detecta
detecta: file format elf64-littleaarch64
0000000000400650 < main > :
400650: d10043ff sub sp, sp, #0x10
400654: f90003fe str x30, [sp]
400658: 10000640 adr x0, 400720 <msg1>
40065c: 97ffffa1 bl 4004e0 <printf@plt>
400660: 97ffff9c bl 4004d0 <getchar@plt>
400664: 7101041f cmp w0, #0x41
400668: 54000061 b.ne 400674 <skip>
40066c: 50000600 adr x0, 40072e <msg2>
400670: 97ffff9c bl 4004e0 < printf@plt>
0000000000400674 <skip>:
400674: 52800000 mov w0, #0x0
400678: f94003fe ldr x30, [sp]
40067c: 910043ff add sp, sp, #0x10
400680: d65f03c0 ret
```

bl 4004e0 <printf@plt>



- opcode: branch and link
- Relative address in bits 0-25: 26-bit two's complement of 1011111_b . But remember to shift left by two bits (see earlier slides)! This gives $-101111100_b = -0x17c$
- printf@plt is at 0x4004e0
- this instruction is at 0x40065c
- 0x4004e0 0x40065c = -0x17c





```
$ objdump --disassemble --reloc detecta
detecta: file format elf64-littleaarch64
0000000000400650 < main > :
400650: d10043ff sub sp, sp, #0x10
400654: f90003fe str x30, [sp]
400658: 10000640 adr x0, 400720 <msg1>
40065c: 97ffffa1 bl 4004e0 <printf@plt>
400660: 97ffff9c bl 4004d0 <getchar@plt>
400664: 7101041f cmp w0, #0x41
400668: 54000061 b.ne 400674 <skip>
40066c: 50000600 adr x0, 40072e <msg2>
400670: 97ffff9c bl 4004e0 < printf@plt>
0000000000400674 <skip>:
400674: 52800000 mov w0, #0x0
400678: f94003fe ldr x30, [sp]
40067c: 910043ff add sp, sp, #0x10
400680: d65f03c0 ret
```

What's in libc, anyway?



```
$ objdump --disassemble --reloc detecta

detecta: file format elf64-littleaarch64

...

00000000004005c0 <getchar@plt>:
4005c0: 90000110 adrp x16, 420000 <__libc_start_main@GLIBC_2.34>
4005c4: f9401211 ldr x17, [x16, #32]
4005c8: 91008210 add x16, x16, #0x20
4005cc: d61f0220 br x17
```

```
$ objdump --disassemble --section .got.plt detecta

00000000041 re8 <.got.plt>:
...

420000: 00400560 .word 0x00400560
420004: 00000000 .word 0x00000000
420008: 00400560 .word 0x00400560
42000c: 00000000 .word 0x0000000
420010: 00400560 .word 0x00400560
420014: 00000000 .word 0x00000000
420018: 00400560 .word 0x00400560
42001c: 00000000 .word 0x00000000
420020: 00400560 .word 0x00400560
420020: 00400560 .word 0x00400560
420028: 00400560 .word 0x00400560
420028: 00400560 .word 0x00400560
420020: 00000000 .word 0x00000000
```

Dynamic linking



\$ objdump --dynamic-reloc detecta

detecta: file format elf64-littleaarch64

DYNAMIC RELOCATION RECORDS

OFFSET TYPE VALUE

000000000041ffd0 R_AARCH64_GLOB_DAT _ITM_deregisterTMCloneTable

0000000000041ffd8 R_AARCH64_GLOB_DAT _gmon_start_

000000000041ffe0 R_AARCH64_GLOB_DAT _ITM_registerTMCloneTable

0000000000420000 R_AARCH64_JUMP_SLOT __libc_start_main@GLIBC_2.34

0000000000420008 R_AARCH64_JUMP_SLOT _gmon_start_


000000000420010 R_AARCH64_JUMP_SLOT abort@GLIBC_2.17

0000000000420018 R_AARCH64_JUMP_SLOT puts@GLIBC_2.17

0000000000420020 R_AARCH64_JUMP_SLOT getchar@GLIBC_2.17

00000000000420028 R_AARCH64_JUMP_SLOT printf@GLIBC_2.17

- Dynamically-linked executable does not contain definitions for function in shared libraries (libc.so)
- Linked again at runtime
 - Page tables for multiple processes point to the same physical pages containing libc
- Alternative: static linking (-static) resolves all references
 - Entirety of libc.a is brought into detecta









Summary



AARCH64 Machine Language

- 32-bit instructions
- Formats have conventional locations for opcodes, registers, etc.

Assembler

- Reads assembly language file
- Generates TEXT, RODATA, DATA, BSS sections
 - Containing machine language code
- Generates relocation records
- Writes object (.o) file

Linker

- Reads object (.o) file(s)
- Does **resolution**: resolves references to make code complete
- Does relocation: traverses relocation records to patch code
- Writes executable binary file

Wrapping Up the Course



No precepts today/tomorrow - this is the last class meeting.

Assignment 6 is due on Tuesday 12/10

"Regular" assignment – not subject to Dean's Date restrictions

Plenty of office hours over the next 2 weeks

Exact schedule has been announced and pinned on Ed

Review session: Saturday 12/14 at 3:00 PM, location TBA

Final Exam: Tuesday 12/17 at 12:30 PM in McCosh 50

https://www.cs.princeton.edu/courses/cos217/exam2.php

We Have Covered:



Programming in the large

- Program design
- Programming style
- Building
- Testing
- Debugging
- Data structures
- Modularity
- Performance
- Version control

Programming at several levels

- ARM Machine Language
- ARM Assembly Language
- The C programming language
- (just a taste of) the bash shell

Core systems and organization ideas

- Preprocess, Compile, Assemble, Link
- Storage hierarchy
- (just a taste of) Processes and VM

