## COS/ELE 375 Verilog & Design Tools Tutorial

In this tutorial, you will walk through a tutorial using the Xilinx ISE design software with a Digilent Nexys4 DDR FPGA board. In this tutorial, you will learn how to build a 1-bit full adder using Verilog, and how to build Verilog test bench to test out the full adder design in simulation. Software tools required to complete this tutorial are the Xilinx ISE design tools.

## 1. Install Xilinx ISE Webpack on your machine

Xilinx ISE Webpack is a free version of Xilinx ISE design software with limited functionalities, but is enough for the class projects. The install package for Xilinx ISE Webpack can be found by going to the following link:

http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/designtools.html

Currently Xilinx ISE Webpack supports Windows and Linux platforms, download the right installer for your machine and complete the installation process. You could use the following article for reference:

http://www.cosmiac.org/wp-content/uploads/ISE-Webpack-download-install-instructions.pdf

## 2. Create a New Project with Xilinx ISE

The tutorial below shows the **Step by Step Instructions** on how to set up a new project and run simulations with Xilinx ISE. It will be based on the Windows version of Xilinx ISE 14.7, the Linux version will be identical.

(1) Double click on the Xilinx ISE 14.7 icon on your desktop or go to Start->All Programs->Xilinx ISE Design Suite 14.7->ISE Design Tools->64-bit Project Navigator. The following window should appear.



(2) Select File->New Project to create a new project. Give your project a name (i.e.

verilog\_tutorial). Set your project location. Leave "Top-Level Source Type" as HDL (the default value). Click on **Next** to continue.

Create New Pro	ect	
Specify project location	and type.	
Enter a name, location	ons, and comment for the project	
Name:	verilog_tutorial	
Location:	E:\\verilog_tutorial	
Working Directory:	E:\\verilog_tutorial	
Description:		
Select the type of to	p-level source for the project	
HDL		•

(3) Setup the device properties as shown below. Set the Evaluation Development Board as "None Specified", set Family as "Atrix 7", set Package as "csg324", set Speed as "-1" and set VHDL Source Analysis Standard as "VHDL-200X". This corresponds to the specifications of the Nexys 4 FPGA board in Project 2. Click **Next**, then click **Finish**.

roject Settings		
pecify device and project properties.		
elect the device and design flow for the p	roject	 
Property Name	Value	
Evaluation Development Board	None Specified	-
Product Category	All	-
Family	Artix7	-
Device	XC7A100T	-
Package	CSG324	-
Speed	-1	-
Top-Level Source Type	HDL	
Synthesis Tool	XST (VHDL/Verilog)	-
Simulator	ISim (VHDL/Verilog)	
Preferred Language	Verilog	-
Property Specification in Project File	Store all values	-
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-200X	-

(4) You will see the project view shown below.



(5) Now we are going to add a 1-bit full adder Verilog module to the design. Go to **Project->New Source.** A new source wizard window will pop up. Choose **Verilog Module** as your source type. Setup your file name (i.e. full\_adder). Click **Next**.

> New Source Wizard		X
Select Source Type Select source type, file name and its location. P (CORE Generator & Architecture Wizard) Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Norary VHDL Package VHDL Test Bench Embedded Processor	File name: full_adder[ Location: E:\verilog_tutorial	
More Info	Next Can	cel

You will arrive at the second stage of the new source wizard, here you will be asked to specify the input/output ports of the full adder module. You could choose to skip this part and directly edit the source file later. But here we specify 'a', 'b', 'cin' as input ports and 's', 'cout' as output ports. Click **Next**, then click **Finish**.

New Source Wizard						
Define Module						
Specify ports for module.						
Nodule name full_adder						
Port Name	Directi	on	Bus	MSB	LSB	
a	input	-				
b	input	-				
cin	input	-				
s	output	-				
cout	output	-				
	input	-				
	input	-				
	input	-				
	input	-				
	input	-				
	input	-				

(6) You will now arrive at project view and see content of the full adder source file (full\_adder.v) on the right. You should add the following two lines of Verilog code as show below:

assign s = a ^ b ^ cin;

assign cout = (a & b) | (a & cin) | (b & cin);



At this point you could run a preliminary check on your design by going to the **Synthesis** drop down menu on the left and double click **Check Syntax.** If your design has no syntax errors you will see a green check, as shown below.

JSE Project Navigator (P.58f) - E:\verilog_tutorial\verilog_tutorial.xise - [full_adder.v		23
File Edit View Project Source Process Tools Window Layout E	Help	- 5 ×
🗋 🎓 🗟 🐰 🗋 🗇 🗙 🖄 🖄 🖉 🖉 🖉		
Design ↔ 🗆 🗗 🗙	4 // Engineer:	*
📑 View: 💿 🏧 Implementation 🔿 🎆 Simulation	5 //	
(E) Hierarchy	6 // Create Date: 17:10:35 10/10/2015	
C verilos tutorial	7 // Design Name: 7 // Design Name:	
di - Ci xc7a100t-1csq324	9 8 // Module Name: Full_adder	
The VIE full_adder (full_adder.v)	10 // Freject Parices:	
	11 // Tool versions:	
	= 12 // Description:	
63	/ 13 //	
	14 // Dependencies:	
	NA 15 //	
	16 // Revision:	
	7 // Revision 0.01 - File Created	
	G 19 // Additional Comments:	
		=
No Processes Running	21 module full adder(	
In the second se	22 input a,	
The Processes: run_adder	23 input b,	
Design Summary/Reports	24 input cin,	
Bit in the Constraints	25 output s,	
Synthesize - XST	26 output cout	
View RTL Schematic	27 77	
View Technology Schematic	$29$ assign s = a $^{b}$ cin:	
	30 assign cout = $(a \& b)   (a \& cin)   (b \& cin);$	
Generate Post-Synthesis Simulation Model	31	
🐵 🔁 Implement Design	32 endmodule	
Generate Programming File	33	-
Configure larget Device     Analyze Design Using ChinScope	+ ( 111	F
Start Cosign Control Construction Control Cont	ful_adder.v 🛛 🗵 Design Summary 🔍	
Console	······································	+ 🗆 🗗 ×
Frocess "Check Syntax" completed successfully		*
< III.		F .
Console 🔇 Errors 🔬 Warnings 🐹 Find in Files Results		
	Ln 29 Col 23	Venilog

(7) Now you can proceed to create a test bench for your Verilog design. Go to **Project->New Source.** A new source wizard window will pop up. Choose **Verilog Test Fixture** as your source type. Setup your test bench name (i.e. test\_full\_adder). Click **Next**.

Select Source Type Select source type, file name and its location.  Select Source type, file name and type, file name and type, file name and type.  Select Source type, file name and type an	File name: test_full_adder Location: E:\verlog_tutorial
--	--

In the associate source stage of the new source wizard, choose full\_adder. Click **Next**, then click **Finish**.

	1 2 3	Second Same		×
0	New Source Wizard			
Asso	ciate Source			
Select	a source with which to asso	tiate the new source.		
full_ad	der		 	
More In	nfo		Next	Cancel

(8) You will now arrive at project view and see content of the test bench file (test\_full\_adder.v) on the right. You should add the following two lines of Verilog code as show below:

#10 a = 0; b = 1; cin = 0; #10 a = 1; b = 0; cin = 0; #10 a = 1; b = 1; cin = 0; #10 a = 0; b = 1; cin = 1; #10 a = 1; b = 0; cin = 1; #10 a = 1; b = 1; cin = 1;

JSE Project Navigator (P.58f) - E:\verilog_tutorial\verilog_tutorial.xise - [test_full_adder	rv]	
Eile Edit View Project Source Process Tools Window Layout Help	þ.	_ 8 ×
🗋 💐 🗟 💐 🖧 🚔 🕼 😭 🗙 의 🖾 🗶 🛸 🚺 🔂	🔀 🗟 🗉 🗣 🥬 🕨 🛛 🗶 💡	
Design ↔ 🗆 🗗 🗙 🧃	37 full adder uut (	A
View:	= 38 .a(a),	
	= 39 .b(b),	
de merarchy	40 .cin(cin),	
i veniog_tutorial	<u>41</u> , s(s),	
- Calout-Icsg324	42 .cout(cout)	
and Vin full_adder (full_adder.v)	= 43 );	
<b>a</b>	44	
	- 45 initial begin	
	46 // Initialize Inputs	
2	47 $a = 0;$	
	48 b = 0;	
	49  cin = 0;	
2		
0	51 + 10 = -0; D = 1; CIN = 0;	
	$32$ $\pm 10$ $a = 1$ ; $b = 0$ ; $cin = 0$ ;	
No Processes Running	33 $10$ $a = 1$ , $b = 1$ , $cin = 0$ ,	
	$55$ $\pm 10$ a = 1; b = 0; c in = 1;	
Processes: full_adder	$56$ $\pm 10$ a = 1; b = 1; cin = 1;	
😌 🗆 🔀 Design Summary/Reports	57 // Wait 100 ns for global reset to finish	
🖳 🗄 💯 Design Utilities		
🕅 💀 🏂 User Constraints	59	
💼 🚯 Synthesize - XST	60 // Add stimulus here	E
💷 🖶 🍋 Implement Design	61	
Generate Programming File	62 end	
🐵 孍 Configure Target Device	63	
Analyze Design Using ChipScope	64 endmodule	
	65	
	66	
		-
-> Start 🗠 Design C Files C Libraries	🗎 test_ful_adder.v 🛛 📔 ful_adder.v 🔍	
Console		⇔⊡ ₽ ×
		*
Started : "Launching ISE Text Editor to edit test_full_ad	ider.v".	
		~
< III.		•
📃 Console 🔇 Errors 🔔 Warnings 🙀 Find in Files Results		
		Ln 48 Col 13 Verilog

(9) Go to the **Design** section, choose the **Simulation** view instead of the **Implementation** view, and you will see the test bench you just wrote. Go to the **Process** section below the **Design** section, double click "Simulate Behavioral Model".

JSE Project Navigator (P.58f) - E:\verilog_tutorial\verilog_tutorial.xise - [test_full_add	der.v]				
Eile Edit View Project Source Process Tools Window Layout H	elp		_ 8 ×		
Пакак	🔊 🗟				
Wew: の 版 Implementation の 阿 Simulation	25	5 module test_iuli_adder;	<u> </u>		
	27	7 // Inputs			
	28	reg a;			
Hierarchy	in 29	ereg b;			
🔤 — 👩 verilog_tutorial	30	reg cin;	ľ		
aa - a xc/al00t-lcsg324	= 31				
V test_full_adder (test_full_adder.v)	32	// Outputs			
uut - fuil_adder (fuil_adder.v)	4 33	wire s;			
	25	wife cout,			
	36	// Instantiate the Unit Under Test (UUT)	_		
-	74 37	full adder uut (			
	34 38	.a(a),			
	- 39	.b(b),			
	40	.cin(cin),			
	6 41	.s(s),			
No Processes Running	- 42	cout(cout)	E		
Brecorean test full adder	43	3 );			
	44	1			
St. Bring Simulator	45	initial begin			
Simulate Rehavioral Model	46	5 // Initialize Inputs			
Simulate behavioral widder	47	/ a = 0;			
	48	B = 0;			
	19	- CIII - 0,			
	50	$\pm 10 = 0; b = 1; cin = 0;$			
	52	$\pm 10 a = 1; b = 0; cin = 0;$	-		
	53	#10 a = 1; b = 1; cin = 0;			
	54	#10 a = 0; b = 1; cin = 1;			
	55	$\pm 10 a = 1 \cdot b = 0 \cdot cin = 1 \cdot$	Ψ.		
			4		
🍃 Start 🕮 Design 🖺 Files 🌔 Libraries		test_ful_adder.v 🛛 📋 ful_adder.v 😒			
Concole	*****		Restore		
To THEORY HER COMPANY AND A DECLARATION OF A DECLARATIONO					
TINFO: HDLCompiler: 1845 - Analyzing Verilog file "E:/veri	log_tuto	prial/rull_adder.v" into library work	<u>^</u>		
A INFO: BrojectMont - Barsing design bierarchy completed a	LUG_tuto:	offer/cest_forf_adder.vo inco inpraty WOLK			
Winforfielecompant - raising design mieralcony completed successfully.					
			· ·		
			4		
Console 🥝 Errors 🥼 Warnings 🕅 Find in Files Results					
			Ln 49 Col 15 Verilog		

(10) You will arrive at the ISim simulator interface shown below. Here you can play with the waveform on the right (i.e. zoom in/out) and verify if your design is behaving correctly.



(11) This is the end of tutorial on working with Verilog design and simulation using Xilinx ISE.