

COS/ELE 375 Verilog & Design Tools Tutorial

In this tutorial, you will walk through a tutorial using the Xilinx ISE design software with a Digilent Nexys4 DDR FPGA board. In this tutorial, you will learn how to build a 1-bit full adder using Verilog, and how to build Verilog test bench to test out the full adder design in simulation. Software tools required to complete this tutorial are the Xilinx ISE design tools.

1. Install Xilinx ISE Webpack on your machine

Xilinx ISE Webpack is a free version of Xilinx ISE design software with limited functionalities, but is enough for the class projects. The install package for Xilinx ISE Webpack can be found by going to the following link:

<http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html>


Currently Xilinx ISE Webpack supports Windows and Linux platforms, download the right installer for your machine and complete the installation process. You could use the following article for reference:

<http://www.cosmiac.org/wp-content/uploads/ISE-Webpack-download-install-instructions.pdf>


2. Create a New Project with Xilinx ISE

The tutorial below shows the **Step by Step Instructions** on how to set up a new project and run simulations with Xilinx ISE. It will be based on the Windows version of Xilinx ISE 14.7, the Linux version will be identical.

(1) Double click on the **Xilinx ISE 14.7** icon on your desktop or go to **Start->All Programs->Xilinx ISE Design Suite 14.7->ISE Design Tools->64-bit Project Navigator**. The following window should appear.



(2) Select **File->New Project** to create a new project. Give your project a name (i.e. verilog_tutorial). Set your project location. Leave “Top-Level Source Type” as HDL (the default value). Click on **Next** to continue.



New Project Wizard

Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name:

Location: ...


Working Directory: ...

Description:

Select the type of top-level source for the project

Top-level source type:

(3) Setup the device properties as shown below. Set the Evaluation Development Board as “None Specified”, set Family as “Atrix 7”, set Package as “csg324”, set Speed as “-1” and set VHDL Source Analysis Standard as “VHDL-200X”. This corresponds to the specifications of the Nexys 4 FPGA board in Project 2. Click **Next**, then click **Finish**.



New Project Wizard


Project Settings

Specify device and project properties.


Select the device and design flow for the project

Property Name	Value
Evaluation Development Board	None Specified
Product Category	All
Family	Artix7
Device	XC7A100T
Package	CSG324
Speed	-1
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-200X
Enable Message Filtering	<input type="checkbox"/>


(4) You will see the project view shown below.



(5) Now we are going to add a 1-bit full adder Verilog module to the design. Go to **Project->New Source**. A new source wizard window will pop up. Choose **Verilog Module** as your source type. Setup your file name (i.e. full_adder). Click **Next**.




You will arrive at the second stage of the new source wizard, here you will be asked to specify the input/output ports of the full adder module. You could choose to skip this part and directly edit the source file later. But here we specify 'a', 'b', 'cin' as input ports and 's', 'cout' as output ports. Click **Next**, then click **Finish**.




(6) You will now arrive at project view and see content of the full adder source file (full_adder.v) on the right. You should add the following two lines of Verilog code as show below:

```
assign s = a ^ b ^ cin;
```


```
assign cout = (a & b) | (a & cin) | (b & cin);
```




At this point you could run a preliminary check on your design by going to the **Synthesis** drop down menu on the left and double click **Check Syntax**. If your design has no syntax errors you will see a green check, as shown below.



(7) Now you can proceed to create a test bench for your Verilog design. Go to **Project->New Source**. A new source wizard window will pop up. Choose **Verilog Test Fixture** as your source type. Setup your test bench name (i.e. test_full_adder). Click **Next**.



In the associate source stage of the new source wizard, choose full_adder. Click **Next**, then click **Finish**.



(8) You will now arrive at project view and see content of the test bench file (test_full_adder.v) on the right. You should add the following two lines of Verilog code as show below:

```
#10 a = 0; b = 1; cin = 0;
```


```
#10 a = 1; b = 0; cin = 0;
```

```
#10 a = 1; b = 1; cin = 0;
```


```
#10 a = 0; b = 1; cin = 1;
```

```
#10 a = 1; b = 0; cin = 1;
```


```
#10 a = 1; b = 1; cin = 1;
```



(9) Go to the **Design** section, choose the **Simulation** view instead of the **Implementation** view, and you will see the test bench you just wrote. Go to the **Process** section below the **Design** section, double click "Simulate Behavioral Model".



(10) You will arrive at the ISim simulator interface shown below. Here you can play with the waveform on the right (i.e. zoom in/out) and verify if your design is behaving correctly.



(11) This is the end of tutorial on working with Verilog design and simulation using Xilinx ISE.